Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What needs to be taken care of in layout when doing layout of Charge Pump PLL?

Status
Not open for further replies.

vbhupendra

Full Member level 4
Joined
May 11, 2005
Messages
235
Helped
15
Reputation
30
Reaction score
8
Trophy points
1,298
Location
GOA, INDIA
Activity points
3,219
What needs to be taken care in layout when doing layout of Charge Pump PLL ?

Thanks
 

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,243
pll layout design

1.Introduction
2.Charge Pump PLL Linear Analysis
3.Phase Noise Analysis
4.Circuit Design and Simulation
5.Layout and Post-layout simulation
6.Chip Measurements
7.Conclusion
 

    V

    points: 2
    Helpful Answer Positive Rating

nadavb

Newbie level 1
Joined
Jul 4, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,283
pll layouts

where can I get the file?
Thank you
 

doho

Newbie level 4
Joined
Jun 4, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
example of pll layout

If you have a type II PLL, make sure you do layout to match up and down currents.
 

salem_eng1

Member level 2
Joined
Dec 7, 2006
Messages
43
Helped
8
Reputation
16
Reaction score
3
Trophy points
1,288
Location
Egypt
Activity points
1,606
pll layout

Read this Paper it is good about Charge Pump PLL frequency synthesizer
 

protonixs

Full Member level 3
Joined
Jul 6, 2007
Messages
151
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Location
PH
Activity points
2,064
pll layout floor plan

clock signals should neither be wired near the analog signals nor pass through them.
clock signals should not also be near to each other. observe double space bet them.
 
  • Like
Reactions: tt62 and mads

    mads

    points: 2
    Helpful Answer Positive Rating

    tt62

    points: 2
    Helpful Answer Positive Rating

Meme69

Newbie level 2
Joined
May 31, 2006
Messages
2
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,286
pll layout

What kind of PLL?
 

replyanil

Member level 1
Joined
Mar 16, 2007
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,437
layout placa pll

in what technology u want to make
 

climber73

Junior Member level 1
Joined
Sep 3, 2007
Messages
17
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Location
Europe
Activity points
1,359
pll sg

Take about the position of your Charge-Pump Vs other sensitive block like VCO, divider and other.

Bye
 

rania_hassan

Advanced Member level 4
Joined
Apr 29, 2005
Messages
104
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Location
Egypt
Activity points
1,764
what is a pll layout design?

Kindly find this layout guidelines you can take some of them according to your case
1. CP
Matching the current mirrors
2.Filter
Common centroid Layout for the Capacitors & resistors
Use Resistors Dummies
3.VCO
Keep it away from any nose source like Dividers and clock trees
matching for the diff pair (if any) but not to use inter-digitized
4.DFF (if any)
make the clk & Data entered the block from same direction to avoid negative skew
5.PFD/CP
Try to compensate any delay between up & down signals to avoid the reference spurs

Hope It will be useful for you all
best regards,
Rania
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top