Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is Zero Padding in Xilinx System Generator?

Status
Not open for further replies.

xtcx

Advanced Member level 1
Joined
Dec 22, 2007
Messages
493
Helped
65
Reputation
130
Reaction score
58
Trophy points
1,308
Location
Bangalore, India
Activity points
5,003
xilinx system generator

Hello friends!, While using System generator I've been coming across this term Padding or Unpadding!. I couldn't find enough help in Google search. Could someone help me on that?. What is Zero padding or MSB Zero Padding?.If there is any link for this concept,then it'd be nice if you could provide me....Thanks in advance...
 

Are you talking about the concat block
**broken link removed**
page 55
 

Hi Barath!...I just meant that....Do you have any idea or knowledge in this point?.I don't just get it.....Could you please tell me some if you know.....Thanks!
 

Padding is a general term used to refer adding more bits

e.g.
you have some logic which take one vector of 8 bits as input and does some processing, but actually you are having a vector of only 6 bits to give as a input.

So you can add two extra bit(this is padding) to make it 8 bit vector.


Unpadding is exactly opposite of padding.

zero padding is adding zero's.

In many digital communication/serial protocol padding/ unpadding is done.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top