Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is wrong to cause the high insertion loss for hmc641LC4?

saulbit

Member level 4
Member level 4
Joined
Dec 2, 2009
Messages
74
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
2,031
what is wrong with the insertion loss of hmc641lc4
--- Updated ---

Here is the datasheet for hmc641alc4
 

Attachments

  • high insertion loss of HMC641LC4 .pdf
    691.4 KB · Views: 27
  • hmc641alc4.pdf
    460.8 KB · Views: 21
Using signal generator and spectrum analyzer, you are looking for insertion losses in range 1.5dB to 4.7dB.
But the accuracy of spectrum analyzers usually is about +/-1dB, or even worse for cheap models.
I think you need a calibrated VNA for these measurements.
 
I agree regarding the VNA measurement.

But there are some issues with your PCB:
The cheap connectors plus this awful soldering are not appropriate for 18 GHz circuits.
The C61||C62 layout discontinuity is bad RF routing from a parasitics/controlled impedance viewpoint, and the components in parallel might create funny resonances with one of them becoming inductive above SRF.
 
I agree regarding the VNA measurement.

But there are some issues with your PCB:
The cheap connectors plus this awful soldering are not appropriate for 18 GHz circuits.
The C61||C62 layout discontinuity is bad RF routing from a parasitics/controlled impedance viewpoint, and the components in parallel might create funny resonances with one of them becoming inductive above SRF.
You are right! I just simulated the atc 600s 0603 high q ceramic capacitors using their s-parameters touchstone file, sadly found there is no capacitor can work from 3GHz to 18GHz. I took off all the ceramic capacitors in the rf lines with coil strips soldered in their original places. However, the insertion loss is much higher than 2dB, about 10dB for 18GHz.
 
The CMOS logic design and soldering resemble the insertion loss.

If you need a CMOS level shifter, get one.

1741809146181.png

and
You cannot do this. I think you want to change U29 to U27 .

Define your design spec 1st (level shifter)
then implement it, then validate that.
 
Last edited:

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top