Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As keith said, the circuit is intended switch a high voltage, high current with a logic level signal. But, I see one problem here, that there is no level shifting, which would damage the P-channel MOSFET as max voltage between gate and source is 20V. Here the difference becomes 40V, so add a 30V zener in the collector path for level shifting.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.