Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the typical setting of transition time in CTS constraint?

Status
Not open for further replies.

jason.wei

Newbie level 4
Joined
Jul 9, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,318
What is typecal setting of transition time in CTS constraint? 1/10 clock period.
If my design is 100Mhz. I set the transition time as 200ps. I can get better performance because the D-FF setup time will get smaller. But,meanwhile, more buffer will add to the design. If I set the transition time as 1ns or 2ns, it will not add so much clock buffer to my design. But due to the larger transition time, the tree power consumption will be bigger! How to tradeoff the speed and power. If my target is low power!

Thanks, Jason
 

Re: About CTS

yes, the margin should be condinated with other members in your team!try to use tool to make some case!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top