Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: What is the typical gate number of asic takes 1 mm2 area
Based on past experience, at 130nm, you should be able to get about 120k usable gates. At 180nm, you should be able to get about 75k usable. You can factor the older technologies from there. You'll never get the gate counts the foundries/IP vendors publish - those are raw area's at best, and off those, you'll only do 50-70% utilization.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
