Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think your answer is very unhelpful here. If people just though then people shouldn't be asking questions and others shouldn't be answering them. This is not obvious but a simple test using task manager and running a few models with increasing mesh cells in CST can provide some insight. Generally FDTD and FIT codes should scale linearly, say, factor 1.1 or 1.2 (memory increase with mesh cells) but this depends on other factors such as losses, PML, monitors etc. the linearity is a really major feature which allows large models to be simulated.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
