Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the output stage bias ?

Status
Not open for further replies.
B

bepmcam

Newbie level 5
Joined
Nov 22, 2004
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
58
output stage bias

what is output stage bias kindly explain
 

Re: output stage bias

take a look at the open loop buffer schematic..( attachment)

that explains when the output stage is biased..

hope this helps

with regards,

/Files deleted. Post links instead of files.
**broken link removed**
**broken link removed**
(klug)/
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top