Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the need of a Synthesizer

Status
Not open for further replies.

renoz

Member level 3
Joined
Aug 27, 2011
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,587
hi

Please explain how the synthesizer helps us to designing a digital hardware?
synthesizer for synthesis means what about simulation,please give the clear xplanation



Thanks and regards
 

Simulation is used to verify the functionality of the circuit.. Functional Simulation:study of ckt's operation independent of timing parameters and gate delays.Timing Simulation :study including estimated delays, verify setup,hold and other timing requirements of devices like flip flops are met.

Synthesis is One of the foremost in back end steps where by synthesizing is nothing but converting VHDL or VERILOG description to a set of primitives(equations as in CPLD) or components(as in FPGA'S)to fit into the target technology.Basically the synthesis tools convert the design description into equations or components
 

thank you,what about synthesizer
 

In simulation , one can give test vectors like a test bench values to the code, or force the constant values and clocks in order to check the functionality of the design. Usually done with Isim or a Modelsim tool. Here we come across RTL schematic. In ISE Xilinx, you may be able to see a technology schematic too.
Synthesis is done in 2 methods(1 in case if the design is in FPGA, 2 the design in ASIC)
FPGA synthesis is easy to do but he designer doesn't have much control over the constraints.
Synthesis is basically constraining the design. In case of ASIC, synthesis is done usually in a tool callled the DEsign Compiler(DC) form Synopsis.There are tools from mentor graphics and cadence too.
 

Typically, in digital design, you would create your design in a hardware language such as VHDL or Verilog.

You can use a Simulation tool to simulate this high-level description, display waveforms, and so on.

A synthesis tool takes your VHDL code and converts it into mathematical equations representing real hardware. Some synthesis tools also include a process called mapping, which maps the mathematical equations onto real physical bits of hardware (logic gates, adders, multipliers, shift registers, etc). After synthesis, a place and route tool is used to put the hardware in an optimal location in the device floorplan, and connect everything up.

You can also perform simulation after the synthesis (post-synthesis simulation) and after place & route (post-placement), to gain confidence that the design is implemented as it should be.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top