Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the most important SV and UVM?

Status
Not open for further replies.

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,101
Hi.
I am Verilog engineer.
I willing to learn SV and UVM, but they have amount of large pages.
So if you can advice me, could you please let me know where I have to start at SV and UVM?
Please let me know what should i know in order of important
 

Start with System verilog and then go to methodology

SV for verification by chris spear is a nice book.
 

if you have any knowledge about object oriented it will make it easy to learn system verilog, if not it will be helpful if you read more about Object oriented concept but not so deep only concept and then system verilog read "LRM 1800-2012" .
about UVM there is site called " Verification academy" for mentor graphics if you where able to join it you will find a lot about UVM for beginner and for intermediate videos(about 18 video each one around 20 min) and if you want more you can read uvm cookbooks from same site it was very helpful.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top