Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the maximum for an FPGA resource utilization?

Status
Not open for further replies.
delay

delay

Full Member level 4
Joined
Jun 11, 2004
Messages
206
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
Van Allen Belt
Activity points
2,221
What is the maximum for an FPGA resource utilization?
I heard a fully optimized and carefully designed FPGA is like 70% utilized.

delay (delayed by technology)
 

Re: FPGA resource usage

I think it depends strongly upon the characteristics of the FPGA design you have.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top