Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the Logical pin in top level

Status
Not open for further replies.
M

Mahendra Kumar Jatav

Newbie level 6
Joined
Aug 3, 2015
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
89
Hello
I have faced a common problem in nano routing "NET sdclk has more than one top-level logical pin" here sdclk is a pin .There are some warning also "some pins doesn't have physical shape.so please somebody tell me what is meaning of logical pins . and how to arrange them in a design .
 

Logical Pin is a hierarchical Pin which is defined at each module entry/exit. This logical pin will become physical pin once you start doing the pin placement in the Place & Route Tool. After Floorplan, next thing will be your Pin placement. By doing so, you will place the logical pins on either of the sides depending on the interaction of this pin with top level logic.
In Encounter tool, Edit -> Pin editor will help you do the pin placement.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top