Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Inside a chip we connect all Flip Flop through scan chain. This assures there is no stuck at 0 or stuck at 1 in any Flip Flop so that in functional mode it can work properly.
I am not sure what you are referring to by functional scan.
functional scan could be a scan stitched netlist where the data can be shifted in and out.
If you are referring to functional patterns, it means the patterns which are developed through functional tests and not atpg tool
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
