clock skew is the difference in the arrival times of clock at the clock pin of the flops. early arrival can cause set up violation and late arrival can cause hold violation. basically at every next clock there should be transfer from one flop to another flop. that difference value is called as slack accordingly positive n negative............for a design to run correctly there should be positive slack taking care of the margins as well.
Clock skew is normally defined as the time it takes to reach the different flip-flops... If the threr is a long clk path between 2 flops, thr will be more skew... To avoid this kind of prob, we use H-tree connection...
clock skew the spatial variations of the arrival of the clock... it is due to delay in the clock path to various flops... it has serious effects on the design...like the setup and hold time violation... it is over come by using various routing techniques...
Due to wire interconnection , there may be delay in clock to arrive at a port , than what expected, .. There r two types of skew.. Positive and negative,, both have severe prob in design
positive skew can improve the performance of your circuit by increasing the clock frequency... howeer the ciruit can become suseptible to race condition...i.e it might result in hold time violation...
positive skew means that the next clock to the next adjacent shift register to which the data propagates arrives late when compared to the ideal clock... hence we have larger time for the data to propagate through the flip flop and combinational logic and become valid for the next flip flop...
thus this could improve the clock frequency of the circuit....
however if the minimum delay of the circuit is so small that the data propagates and can make a hold time violation at for the same clock in the next flip flop.....
Consider just two flops connected via a combinational circuit .. if the flop1 responds to the rising edge of the clock cycle then the flop must respond to the next rising edge but due to some interconnect delay it will not respond to rising edge exactly.. this can be positive or negative... both must be taken care as they have their effects in circuits...
Consider just two flops connected via a combinational circuit .. if the flop1 responds to the rising edge of the clock cycle then the flop must respond to the next rising edge but due to some interconnect delay it will not respond to rising edge exactly.. this can be positive or negative... both must be taken care as they have their effects in circuits...
Shans60,
Clock skew is a spatial variation of the clock . but i think u have explained something different.. If the clock is not responding to second clock edge,
do u mean there is change in clock period?????...