Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It is the series resistance. Specifically, they lump all loss mechanisms into a ficticous resistor in series with the components that will have the same loss as the total from all sources of loss.
ESR stands for equivalent series resistance, and is used when trying to modelize some real element.
For example if you want to add a coil to a circuit, you coud modelize it as an ESR and an ideal inductance, because the real coil will have ohmic losses (represented by the ESR)
ESR stands for Equivalent Series Resistance. It is an important parameter for large capacitors used to smooth rectified AC into DC in power supplies. This is because it is a measure of how much internal heating will occur as the capacitor conducts ripple current (usually at 60 or 120 Hz). It is this heating that determines how much current the capacitor can handle.
How one could depend on esr to compensate LDO ,as it has strong function in frequency?? it has a small value at the frequency where its zero is placed ??
How one could depend on esr to compensate LDO ,as it has strong function in frequency?? it has a small value at the frequency where its zero is placed ??
yes ,I know these.
But I am talking about the issue in page 3 in the stated application note.
Is it mean that we should design according to the flat value esr , but can't this leads to more spikes due to the increase in the esr value at lower frequencies , or its typical variation is small ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.