Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the difference?

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
956
Helped
40
Reputation
82
Reaction score
21
Trophy points
1,298
Location
Sunnyvale, California, USA
Activity points
9,072
hi.

what is the difference between the 2 lines?

Code:
assign trdy = (enable == EN_NONE) ? 'bZ : (enable == EN_TR ? 1 : 0); //original
assign trdy = (enable == EN_NONE) ? 'bZ : ((state == ST_MEMWRITE) ? trdy_w : trdy_r) ; //new, with wait cyc
with the second one, the output will never be 'Z'
i think it doesnt matter what is it after the first condition. am i correct?

there are other signals with the same EN_NONE condition, they work.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top