Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clock jetter , is the variaton in the zero crossing edge of the clock , this is crosponding to phase noise but in time domain
but clock skew is the clock reach the two circuits with different delay , due to nonsymetric loading , so one circuit will be trigered but the other will not
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.