Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the difference between the two Buffer situations

Status
Not open for further replies.

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
151
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,314
We know, We use buffers inserted to eliminate hold time violation.
And, we also know we use buffer inserted on clock tree to reduce the delay
from clock root to register clock pin. Why do the two buffer situations give
opposite function. What is the difference between them.
Thank you very much!
 

pratap_v

Member level 4
Joined
Jan 6, 2007
Messages
71
Helped
10
Reputation
20
Reaction score
7
Trophy points
1,288
Activity points
1,688
As per my knowledge we do clock tree buffering to balance all the clock paths and reduce the skew even. This is to check if the clock is reaching all the sync pins at the same time or with in the limits.
we also insert buffers mostly in the data path to avoid hold violations to increase the delay in these paths. so arriving the capture clock is made late and hold violation is avoided.
 

phutanesv

Full Member level 3
Joined
Apr 26, 2007
Messages
151
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,233
Dear owen_li
The diffrence is one buffer in Clock path

and other in data path.

So need of two buffers

Simple
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top