Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Maybe you can try A@l?t*e@r?a tool. Just like q*u*a*r*t*u*s, m*a*x*p*l*u*s*II....
It is FPGA tools. You can write verilog/VHDL code and synthesis it and verify it in FPGA.
If you want powerful synthesis tool, maybe you can try FPGA express.
As far as I know Orcad Express was discontinued by Cadence and replaced by Cadence NC VHDL Desktop, supplied with some versions of Orcad Capture.
More details here:
**broken link removed**
h**ps://www.pcb.c*dence.com/product/schematic/capture/default.asp
<font size=-1>[ This Message was edited by: Burger King on 2002-04-11 08:48 ]</font>
You can use the A@l?t*e@r?a m*a*x*P*l*u*s*II or q*u*a*r*t*u*s for A@l?t*e@r?a FPGA .
And FPGA Express is a good tool for you to use
********************************************************** Please no topics, posts or discussions about A@L?T*E@R?Ahere in the Elektroda-Forum .. It's forbidden .. See Announcements !! -- the Moderator (GoodGuy) --
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.