Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Maybe Subranging or folding or mixed one.
UCLA Dr. Abidi group tried Parallel Pipeline in early 90's, I guess.
Simple pipeline, even with some caribration techniques to enhance a resolution, cannot achieve such a high speed.
I think SAR ADC cannot achieved such too high speed due to its recursive operations. And in this range the most suitable ADC should be pipelined (or parallel pipelined ADC). I don't know how low for your power specification, but at 10 bit 80MS/s I think at least > 60 mW.
infact 30mW is the latest power number for 10bit 80MHz Pipelined ADC..
SAR can be used as SUB-ADC but u will not be able to get ur speed spec..
If u want i can refer u a paper..
c ya
Opamp741
Maybe Subranging or folding or mixed one.
UCLA Dr. Abidi group tried Parallel Pipeline in early 90's, I guess.
Simple pipeline, even with some caribration techniques to enhance a resolution, cannot achieve such a high speed.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
