Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is System-C and what is it used for?

Status
Not open for further replies.

mhamed

Advanced Member level 4
Joined
Jul 28, 2004
Messages
114
Helped
10
Reputation
20
Reaction score
2
Trophy points
1,298
Activity points
827
system-c

what is system-c and for what it is used?
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
Re: system-c

SystemC is a C++ library that is used for modeling e.g. at cycle-accurate or transaction level of digital systems.

It is most often used for system-level design. I have used SystemC-2.0.1 which can be obtained e.g. from www.systemc.org or many other places and it is free of course. And of course with your favorable host compiler (g++).

The problem is that the "language" has not been stabilized yet. Anyway this particular version should be compatible enough with any feature version or extension.

Basically, it is difficult to synthesize from SystemC (the existing tools are not as mature as the HDL ones). But you can use for system verification.

the_penetrator©
 

ikru26

Banned
Joined
Feb 1, 2005
Messages
97
Helped
8
Reputation
16
Reaction score
7
Trophy points
1,288
Location
INDIA
Activity points
0
Re: system-c

cehck eda books upload/download

there u will get systemC by j bhasker and accelera website also u will get information regarding sytemC
 

xz781122

Member level 1
Joined
Nov 19, 2004
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
284
Re: system-c

what's the difference between systemc and verilogHDL
 

arbalez

Member level 5
Joined
Jan 22, 2005
Messages
82
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
734
system-c

what is the advantage of systemc compared to verilog/vhdl? i heard that it's good at RTL level. why?
 

rprince006

Member level 4
Joined
Jul 16, 2004
Messages
79
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
841
Re: system-c

It is said systemC will find widely applications in few years, because it can be
used to model the whole system, and because its strong support to hw/sw
co-verification. Seems, it has been used already in EU and JP.

HDL's (Verilog and VHDL) are mainly used for RTL design now.

By the way, PLEASE DON'T PUT the training AD's here to waste our time, that
is really not agreeable.

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top