Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is Silicon-On_insulator technology?

Status
Not open for further replies.

engrbabarmansoor

Member level 1
Joined
Jan 18, 2007
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,535
What is Silicon-On_insulator technology?
How does it reduce power comsumption?
 

Silicon-On-Insulator

It is transistors in which the 'bulk' or 'body' terminal is an isolating material (for example, SiO2 or Saphire) instead of semiconductor (for example silicon). The bulk terminal in SOI transistors is mainly left floating. The power savings with SOI mainly comes about from savings in dynamic power since parasitic capacitances for an SOI transistor are usually smaller then in bulk devices. For the same reason, SOI devices are usually faster, however there are some penalties to pay:
- The potential at which the floating body sits makes the transistor dependent on previous activity (how long ago was it switched last, what state it was kept in before the current switch). This is referred to as SOI history effect. It makes timing analysis for digital designs a little trickier than for bulk and makes analog design A LOT harder.
- Floating body effects impose need for larger cross-coupled inverters in SRAM bit cells and flip flops/latches so area-wise SOI sometimes looses in comparison to same size geometry bulk process.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top