Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A hold time violation, when a signal arrives too early, and advances one clock cycle before it should. Hold violations are not dependent on frequqncy. These are mainly because of clock reaching late at capturing flop.
A setup time violation, when a signal arrives too late, and misses the time when it should advance. Setup time is related to frequency of operation. When path is violating setup that means it can not work on that particular frequency.
Positive skew is when the clock reaches the receiving register later than it reaches the register sending data to the receiving register. This can help in meeting setup timing but it can cause hold violations.
Negative skew is the opposite, when the receiving register gets the clock earlier than the sending register. This can cause setup violations.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
