Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think the PMET or P-type Metal layer is used to specify areas where you'll have PFET High-K metal-gate (HKMG). HKMG materials are different for P and N type and this layer specifies the P-type metal gate locations. This is based on my reading of the DRM and I'd advise you to talk to your point of contact at TSMC for a more detailed explanation.