Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To my knowledge this concerns mainly via step coverage, which may create a reliability problem (current crowding causing electromigration due to insufficient step coverage in the vias) or even a yield problem (missing metal coverage in some vias). G00GLE for via step coverage.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
