i suggest to apply input & output delays on the PORT's rather inside. Use DC to time budget your design based on toplevel I/O delays and do the bottom-up synthesys.
search the SOLD for precise def on input and output delays. above post gives basic def. but u have to specify both min&max input & output delays for DC and PT