Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is hot electronic effect and how it will

Thread starter vamsi_addagada
Start date Sep 8, 2009

Status: Not open for further replies.

Sep 8, 2009

#1

V

vamsi_addagada

Full Member level 2

Full Member level 2

what is hot electronic effect and how it will come and how it is reduced?

Sep 8, 2009

#2

K

kumar_eee

Advanced Member level 3

Advanced Member level 3

Refer "Short Channel Effects" chapter in Razavi(Design of Analog CMOS IC) book for more info.

Status: Not open for further replies.

Similar threads

H
what is the effect of crosstalk in the common clock path on setup and hold between a REG2REG path ?
- Started by helloPDworld
- Nov 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
H
Is it possible to covert POCV to SOCV?
- Started by hjmoon
- Sep 3, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
What is delay cell? Is it just big buffer?
- Started by Collang2
- Jan 6, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
M
What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)
- Started by mahesh_namboodiri
- Sep 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
what create_generated_clock is used for?
- Started by coshy
- Mar 21, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top