Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is Glitch Suppression?

Status
Not open for further replies.

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
Hi All,


Can any body tell me that what is "Glitch Suppression".

It's urjent.

Regard's

Kunal Mishra
 

Glitch

Glitch suppression with regard to what circuit? A glitch is a narrow unwanted signal transition. Glitch suppression, of course, is trying to eliminate these unwanted pulses.

One place this occurs is when a multiplexer is used to switch between two clock sources. If the clocks are not syncronized, then glitches in the clock output can occur when switching between clocks. This is due to the fact that you can only sync with mux control signal to one of the clocks therefore, glitches are possible when switching to the other clock. FPGAs are now adding special circuitry to the clock muxes to eliminate these glitches. The mux basically holds its state until the next clock transition, it switches on edges rather than levels.
 

Re: Glitch

To add some thing to above reply.........

one of the most widely used trick to supress glitch in the design is to use flip-flop instead of latch. I pressume that u understand the difference between latch and f/f.
 

Glitch

In asic terminology .. cross talk between aggressor net and victim net causes Glitch and some delay is also induced
hence to avoid glitch ..double spacing is maintained for clock net
Shiv
 

Re: Glitch

Actually glitch results in wastage of power due to transition of low to high or high to low state. This unwanted transition occurs because we are not receiving the input signals at the gate at the same time and which results in transtion of state of te output and which is corrected when second signal arrives and we have again transtion of state and more loss of power.
glitch supression can be down by making balanced connections such that both input signals arrive at the same time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top