Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is False Path and how it affects design

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Hi All,

Can any body explain me what are False Path?

and How they effect our design.
 

Re: What are False Path?

Dear Dude,

False path :

1) This is the path that physically present but are not logic path.
2) They are asynchronous path and can be valid at any moment of time.
3) They lead to lot of timing issue.
4) If false path are not configured during synthesis, the synthesis tool may try to optimize this path
5) No timing issues ------Example Reset signal,

Occurrence 1) If clk to Reset and set signals are not analyzed 2) Global clk to clk if analyzed 3) Clk to clk if not analyzed.

Phutanesv
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top