Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You should check on stick diagram first. In Euler path we are conceren on the pull-up and pull down current network.
The important notation is the Vdd, input node( a,b, etc ), Output(usually denoted F) and Vss. The path should start with Vdd through all the input node to F and the went up back to Vdd in other path than before for p-mos
For n-mos, It should start from Vss through all the input node to F and then return back to Vss.
Check on books of Uyemura " Introduction to VLSi systems" or surf the internet under Euler path method. You should get the elaboration plus the diagram which will make u clear about this.