Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is Data Mask in RAM

Status
Not open for further replies.

Ivanw

Newbie level 4
Joined
Apr 23, 2004
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
53
data mask ram

:?: I saw a RAM chip define two pins as Data Mask , and they are LDQM & UDQM .
What is "Data Mask" ? Mask the output data ?
 

Ivanw said:
:?: I saw a RAM chip define two pins as Data Mask , and they are LDQM & UDQM .
What is "Data Mask" ? Mask the output data ?

The RAM chip is apparently 16-bits wide. So each write affects 16 bit. If you only want to write the lower or upper byte and keep the other byte untouched, you must mask off the other byte using the Upper DQ Mask or Lower DQ Mask, respectively.

For 32-bit chips you'll find 4 mask pins, etc.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top