Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is chip's reset current?

Status
Not open for further replies.

asfliy

Newbie level 3
Joined
May 17, 2006
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
Can someone explain what is chip's reset current, and how to measure it, which reasons will cause it too big?
 

you problem is not clear, that's hard to answer.


asfliy said:
Can someone explain what is chip's reset current, and how to measure it, which reasons will cause it too big?
 

Maybe , there are many type of reset .
for example , power on reset, external reset, burn out reset, watch dog timer reset. and what is more in some design with pll , you must deal with the instabilty of pll's clock wave . so it can make a reset circuit big and complex.
 

could you please clear , what u want.
Chip reset current ??
 

Hi,

Before power-on reset released, the chip is idle without clock toggling. Once the power-on reset released, the internal clock starts to toggle, the chip will sink a sudden operating current, and you will see a sudden voltage drop on the chip power.

You may use a current probe to measure the operating current transient. Or you can cascade a small resistor about 1 ~ 3 ohm on the power pin, measure the voltage difference on both terminals of the cascaded resistor on scope, then you can measure the transient current you want.

Hope it helps :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top