Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is automatic variable and public variable in system verilog?

Status
Not open for further replies.

nadipineni09

Newbie level 4
Joined
Mar 20, 2017
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
what is automatic variable and public variable in system verilog ,can anyone explain by providing perfect example in system verilog?
 

dave_59

Advanced Member level 3
Joined
Dec 15, 2011
Messages
813
Helped
361
Reputation
726
Reaction score
354
Trophy points
1,353
Location
Fremont, CA, USA
Activity points
6,393
See this for automatic variable lifetimes.

There is nothing called a "public" variable in SystemVerilog.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top