Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is automatic variable and public variable in system verilog?

Status
Not open for further replies.

nadipineni09

Newbie level 4
Joined
Mar 20, 2017
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
what is automatic variable and public variable in system verilog ,can anyone explain by providing perfect example in system verilog?
 

See this for automatic variable lifetimes.

There is nothing called a "public" variable in SystemVerilog.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top