Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] What is "ASIC impedance measured with a 50 ohm souce" meaning?

Status
Not open for further replies.

kent5566007

Newbie level 5
Joined
May 18, 2020
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
148
Hi all,

I just confuse while I trying to design a matching antenna.

First of all, there are two impedance information according to ASIC spec.
1. Chip impedance (915MHz) : a-bj (Ω), with remark "Measured with a 50 Ω source impedance directly on the chip"
2. Typical assembled impedance (915MHz) : c-dj (Ω), with remark "The antenna shall be matched to this impedance"

My question is =>
A. If I design an antenna by HFSS simulation, which setup with 50Ω excitation terminal re-normalizing impedance. Therefore, I assume I should match with a-bj rather than c-dj.
B. If so, does assembled impedance is figure out by calculation?
Please correct me if I am wrong.

Thanks
 
Last edited:

a-bj is measured directly on the silicon.
c-bj is what you get when packaged and mounted on a pcb; match to this impedance.
 
On-chip sounds like a VNA and appropriate Z-matched
probes (like GSG pad cage) and "assembled" adds series
R, L from wire bonds or bumps, and PCB routing to some
"boundary point". So of course the match will change,
by that.

Question is, which of the two (or neither) best matches
(heh) your physical reality.
 
Last edited:
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top