Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is ADC analog input bandwidth?

Status
Not open for further replies.

hilpp

Newbie level 5
Joined
Oct 28, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,333
can anyone tell me what is the meaning of the ADC analog input bandwidth?

i see the defination is as follows. but i do not know clearly.

Analog Input Bandwidth
The analog input frequency for which the measured
input signal power has dropped by 3 dB.

Added after 3 minutes:

sorry, its the defination of ADC.
 

safwatonline

Advanced Member level 4
Joined
Nov 19, 2005
Messages
1,347
Helped
219
Reputation
438
Reaction score
47
Trophy points
1,328
Location
EGYPT
Activity points
9,059
specifies the frequency at which a full-scale
input of anADC leads to a reconstructed output 3 dB belowits lowfrequency
value. This definition differs from what is used for amplifiers which usually
use a small signal input.
from data converters "Maloberti"
 

hilpp

Newbie level 5
Joined
Oct 28, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,333
but how to select the sample clock?
and with the increasing of the input frequency,we convert the digital output back to analog,and see at which frequency the amplitude fall 3 dB?
 

spring1860

Member level 5
Joined
Nov 2, 2007
Messages
94
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,760
hilpp said:
but how to select the sample clock?
and with the increasing of the input frequency,we convert the digital output back to analog,and see at which frequency the amplitude fall 3 dB?

input signal
 

dineshbabumm

Advanced Member level 4
Joined
Dec 7, 2005
Messages
101
Helped
9
Reputation
18
Reaction score
2
Trophy points
1,298
Activity points
2,052
No its not signal power.. Its rather Signal to noise ratio(Signal to noise and distortion ratio to be more precise)!

Input signal bandwidth is that bandwidth which decreases your SNDR by 3 dB! Why 3 dB? Here is the reason..

For ADC, ENOB(Effective number of bits is one of the parameters)..

ENOB = (SNDR-1.72)/6.02

You can also see it like this.. SNR = 6*N + 1.72 dB where N is the number of bits of your adc.. So for 10 bits SNR must be around 62dB!

A decrease of 3dB in SNDR wil decrease your ENOB by approximately .5 bits.. For instance, if its a 10 bit ADC, signal bandwidth can be till the frequency where you get your ENOB .5 bits lesser! Some thing like 9 from 9.5 enob!

For more information, please refer CMOS data converters book by Gustavsson..

Hope it helps!
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,210
Helped
14,207
Reputation
28,673
Reaction score
12,901
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,277
As an additional remark, ADC analog bandwith isn't related to sampling frequency. In case of oversampling ADC, it may be even higher than the sampling frequency. Basically, the analog bandwith is defined by the ADC acquisition time. Of course, if signals above nyquist frequency (0.5 * sampling frequency) are acquired, they can't be reconstructed unequivocally, but in some applications (e. g. digital receiver IF procssing), this isn't necessary.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top