Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is a wire load model ?

Status
Not open for further replies.
wire load model

In order to model the wires we use a concept called as Wireload model in Synthesis..So wireload model is something which calculates the net delay based on the fanout of a particular gate..Basically its a statistical based model which gives the prelayout estimation
Hope u got this concept
if u hv doubt still u can ask me
Bye
 
Re: wire load model

before P& R ,you have no idea of the real wire delay , you should have wire model!
 
wire load model

cell delay and net delay is used to caculate the timing of circuit , here WLM is used to caculate the net delay value, in design flow, different WLBs will be used in different stages.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top