What is a function of PLL and DLL in FPGA ??

[jay_ec_engg]

dll fpga

Hi..
what is a function of PLL and DLL in FPGA.. while selecting FPGA... which specifications related to PLL and DLL I should keep in mind.
Can anyone give me some example where PLL and DLLs have played critical role in designing ?

 

[brmadhukar]

fpga dll

When you need clock frequencies that are say 3 times greater than your fundamental clock you may use the clock multiplier block and this will save you an extra clock and also provides synchronization. These blocks use DLLs. PLLs are not as important. They may may be approximated closely by DLL.

So If your appln requires a syncronized higher multiple of your clock use FPGAs that support DLL.

B R M

 

[jay_ec_engg]

dll in fpga

first of all thanks...
Actually I dont know how to use this feature in FPGA... I worked with altera FPGAs... but i never used thsi tech... and dont know how to use DLL and PLL... How can it multiply clocks ??
please guide me.. it willbe very helpful to me in my present project also...

I heard that some IDT Zero Delay Buffers are also available which wil give u same clocks ( i mean from 1 clock sourse u will get 4 clks as o/p).. so if pin is not a constraint in ur FPGA then i used this tech..

even after deviding a clock inside FPGA.. u used to take it outside as o/p and then again i gave it to the next block as i/p ( physically shorted i/p pin and o/p pin)...Someone told that its better it u do that... how true it is ?

 

[silencer3]

difference between pll and dll

PLL and DLL are used to multiply and devide the input clock frequency given to fpga with or without a phase shift in the resultatnt clock.

For xilinx devices goto DCM (Digital Clock Manager) in the coregen to use the fpga PLL or DLL. For actel devices, please goto PLL usage area of their user manual.

 

[tom123]

choosing high frequency clock for pll

PLL and DLL are used to compensate clock input buffer and

clock tree's delay, by using DLL or PLL, a clock input's active edge

and internal DFF's clock edge will occur simutaneously.

that improve IO timing dramatically and ease interface between fpga

and other ASIC chips.

best regards

Hi..
what is a function of PLL and DLL in FPGA.. while selecting FPGA... which specifications related to PLL and DLL I should keep in mind.
Can anyone give me some example where PLL and DLLs have played critical role in designing ?

 

[realtek]

difference between pll and dll + fpga

Depend on your system need a clear clock source or not
if you working on High-Frequency(> 68 or 100M)
and it's a sync-system( ex: Sonet....)
you need a PLL (select Altera 20Kxxx or above)
if not ( some system use RC is enough), you dont need a PLL.

 

[arunragavan]

fpga+dll

actually you can construct ur own PLL infact ADPLL wud be appropriate.. I wud say it would be best if u designed it urself.

a general PLL structure wud have phase detector, a low pass filter and a VCO.

h**p://www.uoguelph.ca/~antoon/gadgets/pll/pll.html

take a look at this..

wud help u

with regards

 

[dBUGGER]

fpga + dcm + dll

Well the pll's and dll's do many jobs in the FPGA or ASIC. They are used to multiply a clock frequency, divide it, provide a phase shifted version of a clock etc. and yes of course a very low skew clock o/p.
The frequency multiplication is must be achieved with the help of a high frequency oscillator inside(although no vendor tells how it is done !!!!!). The phase shifted clock can be used to interface with other components onboard, where you can just delay your clock by some time so that the trace length of the PCB will not add extra delay and your system be fully synchronized with respect to the main clock.
For the difference between PLL and DLL you can refer to any xilinx device user guide. Thank you.