Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
CRRP dos it from DC ? If from DC , it is that fix some clock tree timing on OCV( on chip varias ) status, OCV will set the timing scale on chip, but
the clock tree is different from standard cell, so
need set CRRP to correct the clock tree.
CRPR stands for Clock Reconvergence Pessimism Removal.
While doing FF-FF timing analysis, we are adding up the common clock path twice for the data path and the clock path. This leads to pessimistic results. When we use the CRPR switch we deduct the common clock timing path.
CRPR is actually done in ENCOUNTER.
This is clock reconvergence pessimism removal.
This is done to remove the pessimism included in the clock common path. i.e.., for the same cell we take the minimum for the clock path and maximum for the data path in setup time analysis. But this cannot happen in real time as the same cell cannot have different delays at the same time.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
