Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what if a flipflop getting set and reset at a time ?

Status
Not open for further replies.

ram mohan

Newbie level 3
Newbie level 3
Joined
Mar 3, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,297
Lets say i have a flip flop is getting set and reset from different points.Which value it takes? and if their is any issue how to resolve that ???
 

No,i am not asking about output of that FF.If set and reset reach at same time to FF what value will FF takes??
 

we have to take dat condition as a metastability state and we simply ignors it ....generally it is happens only in SR type when the inputs are 11
 

So if i have a D FF in my design which is in this situation,how to resolve this issue in PD(physical design) point of view??

- - - Updated - - -

So if i have a D FF in my design which is in this situation,how to resolve this issue in PD(physical design) point of view??
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top