Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what happens to jitter of a clock when you divide it by 2?

Status
Not open for further replies.

A_U_J

Member level 1
Joined
Apr 9, 2007
Messages
40
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,526
divider jitter question

hi,
comments on below appreciated
what happens to jitter of a clock when you divide it by 2?
is the jitter @ o/p (low freq) < or > i/p jitter @ i/p (high freq)?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top