Full Member level 4
Has anyone used forward 2D DCT ip cores in the new xilinx ise environemnt? In the old ISE, DCT was part of xilinx coregen. To use it in the design, you just selected it from the list and specify parameters to create the IP. Seems like xilinx removed this from coregen menu in the latest ISE 11. anyone with fpga design???