Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what forms the channel in a MOS

Status
Not open for further replies.

inquisitive

Junior Member level 1
Joined
Apr 19, 2005
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,435
Say V(S)=V(D)=0, VGS>VTH.
My doubt is : What forms the channel? Are the electrons that form the inversion layer generated by EHP in the substrate? or they are injected from the source?

I didnt find the exact answer in any text book. Please help.
 

Willt

Member level 5
Joined
Mar 17, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Hong Kong
Activity points
2,077
Provided that Vgs - Vth > 0, a channel is formed from the electrons in substrate which is connected to the ground for NMOS.
When there is potential difference between drain and source, current flows through the transistor.
 

A_U_J

Member level 1
Joined
Apr 9, 2007
Messages
40
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,526
Thats a good question.
Well,I think when VDS=0 and VGS>0, then channel in an NMOS transistor is due to the e-s in the substrate.(minority carriers in the substrate.Hence off current of a transistor is pretty low,similar to that of a diode)
However when VDS>0,then we have additional e-s from source contributing to current.Additonally we have a drift mechanism which accelerate holes from source to reach drain.

So , conclusion:
1)VDS<0 and VGS>0, e-s are from p-sub in NMOST
2)VDS>0 and VGS>0. e-s are from both n-source and p-sub in NMOT.

Hope this helps.
PS: I do not have any concrete proof for this but I have discussed with other experienced guys and they feel above explanation is correct.
 

swarnavenu

Newbie level 4
Joined
Apr 24, 2007
Messages
6
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,332
Hi,

When VGS is positive, the positive voltage on the gate attracts the electrons(minority carriers) from the substrate.Also because source and drain have plenty of electrons,and we have(Cgs and Cgd overlap caps), some of these electrons contribute to the channel formation.
 

quaternion

Full Member level 4
Joined
Nov 12, 2006
Messages
212
Helped
17
Reputation
34
Reaction score
7
Trophy points
1,298
Location
Cairo , Egypt
Activity points
2,828
For NMOS:

Increasing VGS will attract electrons (subs. minority carriers)- by the electric field across the oxide- near the oxide surface , when the electrons concentration at the oxide si interface = the holes concentration at the substrate it is said that that this applied VGS = Vth.(this is Vth defin. independent of VDS)

I think that what A_U_J said is right.

But what about the LDD formation which is done to minmize carrier injection from the source/drain regions ?
 

s_babayan

Member level 2
Joined
Dec 6, 2006
Messages
44
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,536
dear friend, I suggest you to study this book:

1/analysis and design of analog integrated circuits by Gray
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top