Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What exactly is the Verification IP?

Status
Not open for further replies.

shaikss

Full Member level 4
Joined
Jun 18, 2007
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,319
I am new to this verification domain
Some where or the other, I am listening the word Verification IP
I know Internet Protocol(IP)
Whats this Verification IP?
Can u pls elaborate on this
Thanks in advance
 

kpsai26779

Member level 5
Joined
Jun 28, 2007
Messages
80
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,288
Location
Bangalore, India.
Activity points
1,669
Verification IP

Hi shaikss

IP stands for Intellectual Property, those are building blocks of systems.
 

mssajwan

Full Member level 1
Joined
May 19, 2006
Messages
95
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,288
Location
Banaglore
Activity points
1,798
Verification IP

Hi,
Like other IP's.
These are pre-verified models which can be directly used for verification.
For example USB verification IP is a model against which
u can verify the USB RTL.

Hope it helped.
Manmohan
 

shobhitk

Member level 2
Joined
Jun 29, 2006
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,558
Verification IP

Hi VIP means its has a compatibity to attach with any standard protocol such that SATA,USB,AXI etc
and verify you SOC with the Interface , You can Design Your Verification IP in Verilog,VHDL,SystemVerilog , directC , systemC ,
eVC,Vera.......any of them will give you the verification cabability of VIP
 

phoenixfeng

Full Member level 2
Joined
Mar 27, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Activity points
770
Verification IP

VIP is a verified model that used for verification
 

senddilu

Newbie level 6
Joined
Apr 15, 2006
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,391
Re: Verification IP

A verification ip contains some components, which are useful in tesing a design. ( say USB 2.0 or PCIX) .
It contains Stimulus generator that is capable of generating tests (phase level, transfer level etc), coverage collector (to see whether all the tests have been completetly covered), scoreboarder (which checks the expected output with the actual O/P).. like this.
Idea is to automate the test as much as possible and verify the design completely.
 

dechen

Junior Member level 2
Joined
Mar 25, 2008
Messages
21
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,364
Verification IP

specman evc
 

basha_vlsi

Junior Member level 2
Joined
Mar 19, 2008
Messages
23
Helped
11
Reputation
22
Reaction score
7
Trophy points
1,283
Location
Hyderabad, India
Activity points
1,385
Re: Verification IP

To provide testing block inside the design along with the DUT which is called built-in-self test

while power on the system this checks the entire system
 

bywater

Newbie level 5
Joined
Dec 17, 2005
Messages
9
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,318
Re: Verification IP

shaikss said:
I am new to this verification domain
Some where or the other, I am listening the word Verification IP
I know Internet Protocol(IP)
Whats this Verification IP?
Can u pls elaborate on this
Thanks in advance

VIP and IIP are two kinds of IPs.

IIP is used for implementation of design.

VIP is just used to verifiy the design, most of which are IPs too.
VIP could not used to implement design. Verification is its only goal.
 

niravbhatt

Junior Member level 3
Joined
Mar 16, 2009
Messages
30
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Ahmedabad,India
Activity points
1,479
Re: Verification IP

First of all IP what you know is also right.

But in field of ASIC Design, IP means intellectual Property.

IP can be Design IP. Which is full version of any Design , can be load into FPGA or tapped out for ASIC Chip.

If you you have question for VIP then it is Verification IP.

Verification IP is nothing but the IP only but this IP verifies your DIP (Design IP).

I hope your question is answered.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top