Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hey, its simple.
If your counter becomes ZERO as soon as your reset is enabled, then it is independent of clock and Hence its called ASYNCHROUS counter.
If your counter is cleared only after active edge of colck even reset is enabled, then it is called SYNCHROUS counter