Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does it mean by place-n-route in FPGA?

Status
Not open for further replies.

shemo

Advanced Member level 4
Joined
Apr 26, 2002
Messages
105
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
709
The transistors inside the FPGA cannot physically move around!

Yes, you can make connection but you can't physcially move the logic around.

Why it's calling place and route? like placing the transistor anywhere?
 

FPGA designs are based on lookup tables (and a few other basic elements). The lookup tables are small RAMs, and can be configured to perform a specific logic function after the device has powered up. Connections to these LUTs connects to various muxing logic, which can also be configured after the device has powered up.

Placement is selecting which LUT on the FPGA will perform a specific logic function. Routing is configuring the muxes so the LUTs take their input from the correct source.
 

FPGA designs are based on lookup tables (and a few other basic elements). The lookup tables are small RAMs, and can be configured to perform a specific logic function after the device has powered up. Connections to these LUTs connects to various muxing logic, which can also be configured after the device has powered up.

Placement is selecting which LUT on the FPGA will perform a specific logic function. Routing is configuring the muxes so the LUTs take their input from the correct source.

That means not physically moving transistors around then?
 

no, transistors are not moved around. just bits within a configuration file.
 
  • Like
Reactions: shemo

    shemo

    Points: 2
    Helpful Answer Positive Rating
Place is deciding which of the many available LUTs should house a particular piece of logic, routing is deciding how to configure the interconnects between those logic elements.

It is hard because both things impact timing closure and producing a fully optimal solution is NP complete and thus intractable. The best you can do is to apply various heuristic methods like simulated annealing to get a fit that is good enough. This is why the time taken tends to go non linear as the size of the design encroaches on the maximum the fabric can accomodate.

In no case does any transistor migrate around the fabric!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top