Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does "bitwise complement" mean?

Status
Not open for further replies.

lostin_eda

Newbie level 6
Joined
Aug 16, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,366
what does bitwise mean

How to do a bitwise complement operation?
 

vhdl bitwise complement

Bit wise coplement means to invert all the bits.

eg: In VHDL

A <= NOT A;
 

it means inverting all the bits in any string. for example:

1110010101 => 0001101010
 

In Verilog santax:
you can use ~ operator to implement the algrithm.
For example , y=~x;if x=4'b0101 thus y=4'b1010
 

it is very simple.. just consider all the indvdl bits to be voltage levels and feed them to not gates... the output of the not gates provides the bitwise complement..
 

Just complement each bit.
 

complementing each and every bit of the number.... change zeroes to ones and ones to zeros...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top