Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
automatic test pattern genaration
a method of testing a final chip design,involving the automatic creation of test pattern or vectors used to verfiy the opeartion of circuit.the validity of a set of test vectors in based on fault coverage or the abilty of the set of the test vector to identify any manufacturing defects in the circuit.ATPG is done the after final route.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
