Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It could be many things but most likely it refers to a decoder to uniquely address one of 32 rows and 32 columns in a 1024 byte (1K) memory space. So basically, it takes in 10 address lines, 5 for rows and 5 for columns and decodes each into 32 lines to address individual memory cells.
It would be 2 sets of 5-bit decoders, each producing 32 outputs.
One set would go to the 32 rows and the other to the 32 columns. That way, you can address any cell in the matrix with the right combination of 2 x 5 bit addresses, meaning 10 address lines needed in total.
It doesn't matter, if you swap them all you do is rotate the 32x32 matrix through 90 degrees. You can even interleave them RCRCRC... and it will work exactly the same. What matters is that each cell can be individually accessed and as you write and read the memory through the same address lines it makes no difference where in the 1024 array any bit is actually stored.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
