Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the stages, in detail, of ASIC design flow ?

Status
Not open for further replies.

chaitu2k

Member level 3
Joined
Apr 27, 2004
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
501
asic design flow

can anyone send or upload material which explains all stages of an asic design flow in detail...
 

khorram

Full Member level 4
Joined
Oct 27, 2004
Messages
212
Helped
13
Reputation
26
Reaction score
1
Trophy points
1,298
Activity points
1,892
Re: ASIC Design Flow

I recommend the following book:
"Application-Specific Integrated Circuits - Addison Wesley"

You can find it if you connect to "".

If you want to know the phases in details, you should study different books. But i suggest you to read the above book. After that you can look for more books which explain each phase in details.

Regards,
KH
 

chaitu2k

Member level 3
Joined
Apr 27, 2004
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
501
Re: ASIC Design Flow

can anyone give me the link to himanshu bhatnagar -advanced asic chip synthesis chapter one cant find where it is on EDA board
 

arunragavan

Advanced Member level 1
Joined
Jul 1, 2004
Messages
417
Helped
30
Reputation
60
Reaction score
9
Trophy points
1,298
Location
India
Activity points
5,028
Re: ASIC Design Flow

ASIC Design flow includes the follwoing steps:

1. Design entry : Enter the design into an ASIC design system, i.e understand the design as

Full-Custom ASICs
Standard-Cell-Based ASICs
Gate-Array-Based ASICs
Channeled Gate Array
Channelless Gate Array
Structured Gate Array
Programmable Logic Devices
Field-Programmable Gate Array

2: ) Logic synthesis : Produce a netlist. : - a netlist is defined as the various interconnections well defined.

3: ) System partitioning : Divide a large system into ASIC-sized pieces.

4: ) Prelayout simulation : If the design functions correctly.

5: ) Floorplanning : Arrange the blocks of the netlist on the chip.

6: ) Placement : Decide the locations of cells iin a block.

7: ) Routing : Make the connections between cells and blocks.

8: ) Circuit Extraction : Determine the resistance and capacitance of the interconnection.

9: ) Postlayout simulation. Check to see the design still works with the added loads of the interconnect.


Ive attached a detailed document regarding ASIC Basics and DESIGN Flow

Hope its useful for u :)

with regards
 

    chaitu2k

    Points: 2
    Helpful Answer Positive Rating

geek

Member level 1
Joined
Jan 27, 2003
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
86
Re: ASIC Design Flow

A detailed Digital IC Design Flow tutorial
from Canadian Microelectronic Corporation.
 

simonhcc

Newbie level 4
Joined
Apr 18, 2003
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
56
Re: ASIC Design Flow

hi :

I think you can get " TSMC Reference Flow Release 5.0 " from tsmc .

it can help you !
 

troops

Member level 3
Joined
Jan 17, 2003
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
495
ASIC Design Flow

TSMC Reference Flow Release 1.0 /2.0 is better
,ver3.0 or later focus on backend
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top