Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
it is signl intergrity effect caused by wire resistance and current drawn off the power and ground grids. if the wire resistsnce is too high or the cell current larger than predicted, an un acceptable voltge drop may ocur. ths voltage drop causes the supply voltage to the affected cells to be lower than requried, leading to larger gate and signal delays.
this is termed as IR drop
enjoy
Phutanesv
Added after 40 seconds:
master_picengineer said:
Could you elaborate please the IR drop Issue ? What is is ?
it is signl intergrity effect caused by wire resistance and current drawn off the power and ground grids. if the wire resistsnce is too high or the cell current larger than predicted, an un acceptable voltge drop may ocur. ths voltage drop causes the supply voltage to the affected cells to be lower than requried, leading to larger gate and signal delays.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
